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Abstract
This paper highlights the cell current characterization of a 
low leakage 6T SRAM by adjusting the threshold volt-
ages of the transistors in the memory array to reduce the 
standby power. Experiments using a 0.25μm 2.5V stan-
dard CMOS process with and without the additional 
threshold voltage adjustment implant on a 1Mb test chip 
demonstrate the effectiveness. A substantial standby 
power reduction by an order of magnitude is achievable. 
However, it incurs a wider cell current variation, which is 
pronounced only at a lower supply voltage. As the supply 
voltage decreases, the percent deviation from the average 
value increases. This can be modeled by a simple power-
law relationship. The result has important implications in 
both design and manufacturing of the low leakage SRAM. 
Comparing with the generic cell current without the addi-
tional threshold voltage adjustment, the crossover point of 
their percent deviations at 2V signifies two separate cir-
cuit strategies: operating at 1.5V requires larger sensing 
margin and operating at 2.5V enjoys better manufactura-
bility. Hence, for the applications requiring low voltage 
operations, it favors a boosted supply voltage applied to a 
selected cell during the read access. 
1.  Introduction 
To achieve a high packing density, the transistors in an 
SRAM cell are often drawn to be short and narrow. For 
example, the access transistors in the 0.25μm SRAM cell 
to be discussed in this paper have been laid out with the 
channel length of 0.3μm and the channel width of 0.26μm. 
It is not surprising to find that they suffer both short chan-
nel and narrow width effects. Put another way, their 
threshold voltages are extremely sensitive to process varia-
tions and subject to severe mismatch. 
Experimental results have shown that there exists a 
random threshold voltage VT variation between any two 
identical transistors, which can be considered as a normal
distribution. The mismatch magnitude, derived by standard 
deviation V(VT), is related to the statistical fluctuation of 
dopant atoms per unit volume. It generally observed to be 
inversely proportional to the square root of channel area 
[1], [2]; i.e., 
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The proportionality factor AVT is a characteristic pa-
rameter and treated as a process-dependent variable [3]. A 
rough estimate of the threshold voltage mismatch assumes 
a variation of 1mV·μm of square root of channel area per 
nanometer of gate oxide thickness [4]. For example, with 
gate oxide thickness of 5nm for the access transistors in 
our 0.25μm SRAM cell, this corresponds to approximately 
18mV. Thus, given a six-sigma variation, the threshold 
voltage can deviate from the average value by at most 
108mV. 
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Figure 1. The off current and threshold voltage measured from 
an NMOS transistor with minimum length and width. 
An immediate solution to mitigate its effect is to raise 
the threshold voltage of the cell transistor, so as to dimin-
ish the percent deviation. Apparently, this is most effective 
to curtail the off current or static power, along with the 
lowering of the supply voltage. Works presented in [5], 
[6], and [7] for low leakage applications with the supply 
voltage of 1.5V increase the threshold voltage to 0.7V. 
Fig. 1 shows a trend obtained by two split wafer lots. In 
this case, the average value of the threshold voltage is in-
creased from 0.47V to 0.64V. 
We are able to do this, as long as the threshold voltage 
adjustment incurs only a moderate increase in its spread. 
In a typical CMOS process, implanted charges with the 
flavor opposite to that of the well are employed to shift the 
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threshold voltage. The adjustment implant is random in 
nature. The increase in the threshold voltage spread with 
the channel dopant concentration NA can be expressed by 
42
41
1
A
AVT N
kNkA |                      (2) 
where the first and second terms model the fluctuations in 
electric field and surface potential, respectively [8].  
The standard deviation of threshold voltage in our case 
increases from 18mV to 22mV; the corresponding per-
centage or percent deviation from the average value de-
creases from 3.73% to 3.42%. Then, an issue arises: how 
does this affect the design margin? Indeed, the threshold 
voltage is a critical electrical parameter which has been 
routinely monitored by the wafer acceptance test (WAT), 
but it is hardly a performance index when designing an 
SRAM.
In this paper, we investigate the current sink of an acti-
vated cell to discharge the bit line from a pre-charged level 
which is equal to the supply voltage VDD. Clearly, the cell 
current is a performance index of the read access, and in-
tuitively, it decreases with the increasing threshold volt-
age. The knowledge of the cell current distribution allows 
us to exploit the maximum achievable speed for a given 
technology. After all, the sensing must be timed to ac-
commodate the slowest cell. 
Here, we try to answer the following question: does the 
cell current variation become wider by increasing the 
threshold voltage? Once we know the nominal value, to 
design a sense amplifier to detect the voltage or current 
difference is not difficult. Notwithstanding, we must re-
serve a larger sensing margin to tolerate a wider variation. 
2.  Test Chip Design 
A 0.25μm 6T SRAM cell is drawn to target at low 
leakage applications. The area is 2.32 u 3.26 = 7.5632μm2.
Fig. 2 shows its transistor sizing and layout. 
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Figure 2. Transistor sizing and layout for the 6T SRAM cell. 
A 1Mb SRAM test chip is designed to qualify this cell. 
The standby current is measured at supply voltages of 
2.25V, 2.5V, and 2.75V, respectively. Fig. 3 shows its 
distributions with and without the additional threshold 
voltage implant. Note that the standby current is presented 
in a logarithmic scale. The median value at VDD = 2.5V can 
be reduced from 6.5μA to 1μA. 
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Figure 3. Standby current reduction by cell threshold voltage 
adjustment. 
To directly measure its cell current, the test chip is aug-
mented with extra circuitry to be activated at the test 
mode. Fig. 4 depicts the cell current measuring circuit. Its 
operation is described below.  
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Figure 4. Cell current measuring circuit. 
As usual, a cell is selected by applying a pulse to the 
relevant word line, and accessed through the relevant pair 
of bit lines by a column multiplex (mux). A difference 
between our SRAM and the conventional one is that we 
have equipped the memory array a separate power connec-
tion and made a bit line, either true or complement, inde-
pendently accessible, so that the current flowing through 
the bit line can be measured. 
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At the test mode, the word-line pulse must be relaxed 
to an indefinite width for stable DC measurement. In prac-
tice, we repetitively sample the cell current 256 times by a 
delay time of 1ms. (Both the number of samples and the 
delay between samples may be reduced to shorten the test 
time.) This is done by disabling the normal word-line 
pulse (WLP) generation and bypassing the clock input 
from the tester. The clock input is made a large duty cycle 
to provide sufficient time for the measurement. Fig. 5 
shows this simple circuit modification. 
DelayCLK
TM
Figure 5. Word-line pulse generating circuit. 
Referring to Fig. 3, when word line WLi and bit line 
BLj are selected, cell current Icell flows from a dedicated 
power supply VPP to the activated cell. The path goes 
through an access transistor and a pull-down transistor (see 
also Fig. 2). The latter is turned on by storing a proper 
state to the cell. Hence, a normal write cycle may proceed 
before entering the test mode. 
It is also plausible to write a background of opposite 
data to all other cells, so as to create a worst case for bit-
line leakage which, in effect, reduces the cell current [9]. 
The leakage can be measured as well. However, we found 
that in this case, it is negligible, compared to the standard 
deviation of the cell current and will not pursue further in 
the following. 
As mentioned earlier, the bit-line selection must be 
down to a single one. For example, our 1Mb SRAM is 
configured as 32K u 32; it has a word width of 32 bits. For 
each address, the 32 bit-line pairs will be accessed at the 
same time by the column select signal Yi. This is achieved 
by multiplexing the 32-bit data inputs. To select the de-
sired bit-line pair, one and only one data pin Dk is set to 
high. 
Consequently, the operation is similar to that of a nor-
mal write where the precharge/equalization (/PE) is de-
asserted and the static bit-line load (/LE) disabled. In fact, 
the write command is issued at the test mode, except with 
a prolonged cycle time. In addition, a control signal is 
needed to distinguish the true or complement bit line. For 
simplicity, this signal is provided by an extra pin which 
stays either high or low during the cell current measure-
ment. 
Because the area overhead for the cell current measur-
ing circuit is very low, we have implemented it in a variety 
of test chips for different processes and technologies [10]. 
Fig. 6 shows the die photo of the 1Mb SRAM test chip 
which is fabricated using a 0.25μm 2.5V/3.3V 1P5M stan-
dard CMOS logic process. The die size is 4560μm u
3855μm. 
Figure 6. Die photo of the 0.25μm SRAM test chip. 
3.  Cell Current Measurement 
Test programs were developed on a memory tester 
(Credence Personal Kalos) to collect the cell currents from 
the addressed locations. The measurement results to be 
presented below were acquired from packaged samples 
from multiple-project wafers (MPWs) of two split lots.  
Fig. 7 shows the spatial distribution of cell current in a 
64 u80 sub-array of a tested chip at VDD = 2.5V. The meas-
ured values, which are presented by seven grey levels, 
vary from 84μA to 98μA with the average being 91μA and 
the standard deviation about 1.7μA. It deserves our atten-
tion that such a narrow range of uncertainty reflects only 
random intra-die variations and should not be treated as a 
norm for circuit design. 
Figure 7. Spatial distribution of SRAM cell current in a 64u80
sub-array of the 0.25μm 1Mb tested chip with low cell threshold 
voltage at VDD = 2.5V. 
WLP
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Careful examination of Fig. 7 reveals a subarray 
boundary every 32 columns. The cell currents at the 
boundary tend to be smaller. In order to take these varia-
tions into account, 128 cells which are evenly allocated on 
the memory array with 64 on the boundary and 64 at the 
interior have been selected for each chip. Both sides of the 
current paths, corresponding to storing a 0 and a 1, have 
been measured for each cell. The measurement results can 
be viewed as the combination of intra-die mismatches and 
systematic deviations on the array boundary [10]. 
Fig. 8 shows the histograms of the measured values 
with VDD swept from 1.5V to 2.75V in a step of 0.25V. 
The bin size is fixed at 1μA. It is clear that while the cell 
current becomes smaller, it also deviates less widely as 
VDD decreases. The percent deviation from the average 
value is of particular interest. 
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Figure 8. Cell current distributions with VDD varying from 1.5V 
to 2.75V with (a) low and (b) high cell threshold voltages. 
Tables I and II list the average values and standard de-
viations of the MPW samples with low and high cell 
threshold voltages, respectively. It is worth pointing out 
that their percent deviations actually increase as VDD de-
creases. In other words, the standard deviation decreases at 
a lower rate than the average value. Moreover, the percent 
deviation with the high cell threshold voltage increases at a 
higher rate than that with the low cell threshold voltage. It 
becomes larger as VDD is smaller than 2V. 
TABLE I. AVERAGE AND STANDARD DEVIATION OF CELL 
CURRENT WITH LOW CELL THRESHOLD VOLTAGE
VDD (V) 1.5 1.75 2 2.25 2.5 2.75 
Average 35.7 49.1 63.2 76.9 91.0 105.0 
Std Dev 1.32 1.66 2.03 2.41 2.80 3.19 
Percent 3.70% 3.38% 3.21% 3.13% 3.08% 3.04% 
TABLE II. AVERAGE AND STANDARD DEVIATION OF CELL 
CURRENT WITH HIGH CELL THRESHOLD VOLTAGE
VDD (V) 1.5 1.75 2 2.25 2.5 2.75 
Average 26.8 40.2 54.4 69.0 83.9 98.7 
Std Dev 1.16 1.44 1.74 2.05 2.39 2.73 
Percent 4.33% 3.58% 3.20% 2.97% 2.85% 2.77% 
4.  Cell Current Characterization 
Because the current path is formed by a cascade of an 
access transistor and a pull-down transistor in the cell, a 
simple power-law relationship [11] is used to model the 
cell current
Icell = E(VDD – VT)D
where Dis a velocity saturation index whose value is in the 
range between 1 and 2, and E is a modified transconduc-
tance (gain) factor. 
The transconductance factor includes the effective mo-
bility and gate oxide thickness. The latter is known to be 
related to both E and VT. In other words, E and VT is corre-
lated. As we will see later, the correlation turns out to be 
very weak. 
By fitting the average values with (3), we obtain D = 
1.4, E = 34.5, and VT = 0.47V without the additional cell 
implant, and VT = 0.64V with the additional cell implant. 
In Fig. 9(a), the circle (o) and cross (u) symbols represent 
the measurement results and dotted curves are the fitted by 
(3). The good agreement permits us doing the analyses that 
follow. 
The percent deviation can be immediately derived by 
the two dependent variables E and VT as (4). 
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The derivation is based on propagation of variance (POV) 
whose representation is a series combination with the sen-
sitivity to each dependable variable [12], [13]. 
By backward propagation of variance (BPV), the per-
cent deviations of E and VT are found to be 3.73% and 
2.84% with the low cell threshold voltage (0.47V) and 
3.42% and 2.37% with the high cell threshold voltage 
(0.64V). Essentially, the values are extracted that best ex-
plain the percent deviations of cell currents over the in-
tended VDD range. Fig. 9(b) shows the fitting results. 
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Figure 9. Curve fitting by alpha-power law relationship of (a) 
average values and (b) percent deviations of cell currents with 
low and high cell threshold voltages. 
In (4), we have ignored the correlation between the two 
dependent variables E and VT. The curve fitting of Fig. 
9(b) indicates that it does not seem critical. On the other 
hand, this implies that the relative contribution of gate 
oxide thickness, which affects both E and VT, may not play 
a central and important role for the 0.25μm process. 
Now that (4) links the cell current variation to thresh-
old voltage and transconductance factor fluctuations in 
terms of their respective percent deviations, we examine 
its implications on the design margin. 
The threshold voltage fluctuation ı(VT)/VT dominates 
the cell current variation if VDD < VT (D + 1), since it has 
the sensitivity equal to D/(VDD/VT – 1) which increases as 
VDD decreases. Recall that the transconductance fluctuation 
ı(ȕ)/ȕ has the sensitivity equal to one. This is more mani-
fest in the case of high cell threshold voltage. Conse-
quently, if VDD is to be lowered to further reduce the 
standby power, we need to reserve an even larger sensing 
margin in order to tolerate a wider variation. 
This is no longer true if VDD >> VT (D + 1) and the 
transconductance factor fluctuation ı(ȕ)/ȕ dominates the 
cell current variation. The high cell threshold voltage turns 
out to be beneficial. Because the peripheral circuits use the 
same types of transistors, the sense amplifier expects an 
input voltage or current differential less frequently deviat-
ing from the targeted value. 
This should not be confused with the fact that the 
SRAM designed with the high cell threshold voltage can 
only attain the same speed at the same supply voltage as 
that with the low cell threshold voltage with certain over-
head. Note that the two curves of the average cell currents 
do not cross over in Fig. 9(a). 
The crossover point of the percent deviations of cell 
currents with low and high threshold voltages occurs at 
VDD = 2V, in the middle between 1.5V and 2.5V. This 
leads to two separate design strategies for the nominal-
voltage operation and for the low-voltage operation as 
discussed above. 
It seems to favor the boosted VDD techniques which 
have been previously proposed to achieve high-speed read 
access while maintaining good data retention by allowing 
a higher than VDD voltage applied to a selected cell during 
the word-line active period [14]. Our characterization indi-
cates that it also helps to control the variability and to im-
prove the manufacturability. 
To see how the threshold voltage adjustment makes the 
difference, let us define VDDmin as the minimum supply 
voltage for the transconductance factor fluctuation ı(ȕ)/ȕ
to dominate the cell current variation ı(Icell)/Icell. From (4), 
we have 
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In Table III, we plug the values obtained earlier into (5) 
to find VDDmin. It shows that the threshold voltage fluctua-
tion dominates the cell current variation as VDD  1.33V 
with the low cell threshold voltage of 0.47V, while it be-
Low Cell Threshold Voltage 
High Cell Threshold Voltage
Low Cell Threshold Voltage 
High Cell Threshold Voltage 
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comes dominant as VDD  1.93V with the high cell thresh-
old voltage of 0.64V. Their VDDmin values differ in such a 
way causing the clearly distinction for the intended VDD
range from 1.5V to 2.75V. 
TABLE III. MINIMUM SUPPLY VOLTAGE FOR 
TRANSCONDUCTANCE FACTOR FLUCTUATION TO DOMINATE CELL 
CURRENT VARIATION 
VT V(VT)/VT V(E)/E VDDmin
0.47V 3.73% 2.84% 1.33V 
0.64V 3.42% 2.37% 1.93V 
5.  Conclusion 
We have implemented a test chip to directly measure 
the cell current of a 0.25μm 6T SRAM designed for low 
leakage applications. The result reiterates that it can be 
considered as a normal distribution and modeled by a sim-
ple power-law relationship. The experiment with an addi-
tional adjustment implant to increase the cell threshold 
voltage was performed and we showed how this changes 
the cell current distribution. The cell current distribution 
can be exploited in designing an effective sensing scheme 
for aggressive voltage scaling which differs significantly 
from that operating at the nominal voltage range. 
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